Arrays In System Verilog Packed Vs Unpacked Arrays Verification