Design Xor Gate Using Structural Modeling Vhdl Language In Xilinx All