Verilog A Ams Using A For Loop To Instantiate Module Custom Ic